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Abstract—The wide adoption of deep neural networks has been accompanied by ever-increasing energy and performance demands
due to the expensive nature of training them. Numerous special-purpose architectures have been proposed to accelerate training: both
digital and hybrid digital-analog using resistive RAM (ReRAM) crossbars. ReRAM-based accelerators have demonstrated the
effectiveness of ReRAM crossbars at performing matrix-vector multiplication operations that are prevalent in training. However, they still
suffer from inefficiency due to the use of serial reads and writes for performing the weight gradient and update step.
A few works have demonstrated the possibility of performing outer products in crossbars, which can be used to realize the weight
gradient and update step without the use of serial reads and writes. However, these works have been limited to low precision
operations which are not sufficient for typical training workloads. Moreover, they have been confined to a limited set of training
algorithms for fully-connected layers only.
To address these limitations, we propose a bit-slicing technique for enhancing the precision of ReRAM-based outer products, which is
substantially different from bit-slicing for matrix-vector multiplication only. We incorporate this technique into a crossbar architecture
with three variants catered to different training algorithms. To evaluate our design on different types of layers in neural networks
(fully-connected, convolutional, etc.) and training algorithms, we develop PANTHER, an ISA-programmable training accelerator with
compiler support. Our design can also be integrated into other accelerators in the literature to enhance their efficiency. Our evaluation
shows that PANTHER achieves up to 8.02×, 54.21×, and 103× energy reductions as well as 7.16×, 4.02×, and 16× execution time
reductions compared to digital accelerators, ReRAM-based accelerators, and GPUs, respectively.
F
1 INTRODUCTION
Deep Neural Networks (DNNs) have seen wide adoption
due to their success in many domains such as image process-
ing, speech recognition, and natural language processing.
However, DNN training requires substantial amount of
computation and energy which has led to the emergence
of numerous special-purpose accelerators [1]. These accel-
erators have been built using various circuit technologies,
including digital CMOS logic [2], [3] as well as hybrid
digital-analog logic based on ReRAM crossbars [4], [5].
ReRAM crossbars are circuits composed of non-volatile
elements that can perform Matrix-Vector Multiplication
(MVM) in the analog domain with low latency and energy
consumption. Since MVM operations dominate the perfor-
mance of DNN inference and training, various inference [4],
[5], [6] and training [7], [8] accelerators have been built using
these crossbars. However, while inference algorithms do
not modify matrices during execution, training algorithms
modify them during the weight gradient and update step
(weight gradient computation followed by the weight up-
date). For this reason, training accelerators [7], [8] require
frequent reads and write to crossbar cells to realize weight
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Fig. 1. Comparing CMOS and ReRAM Primitives
gradient and update operations. These reads and writes to
ReRAM crossbars are performed one row at a time (like a
typical memory array), and are referred to as serial reads and
writes in this paper.
Figure 1 compares the energy and latency of CMOS
and ReRAM technologies for various primitive operations.
As shown, MVM consumes ' 10.4× less energy and has
' 8.9× lower latency with ReRAM over CMOS (at same
area) for a 32 nm technology node. However, reading and
writing the entire matrix consumes much higher energy and
latency with ReRAM. Particularly, ReRAM writing energy
and latency are an order of magnitude higher due to the
cost of the program-verify approach which requires tens
of pulses [9]. Therefore, the use of serial reads and writes
during training takes away the overall benefits gained from
using ReRAM for acceleration.
To overcome this issue, recent demonstrations [10], [11]
have shown that Outer Product Accumulate (OPA) opera-
tions can be performed in crossbars to realize the weight
gradient and update operations without the use of serial
reads and writes. The OPA operation is performed by
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2applying two input vectors at the rows and the columns
of a crossbar simultaneously, to update each cell depend-
ing on the inputs at the corresponding row and column.
However, these demonstrations are limited to low-precision
inputs/outputs (2-4 bits) and weights (2-5 bits) which is
not sufficient for the typical training workloads [12], [13].
Moreover, they are confined to Stochastic Gradient Descent
(SGD) with batch size of one for fully-connected layers only.
To address these limitations, we propose a bit-slicing
technique for achieving higher precision OPA operations by
slicing the bits of the output matrix weights across multiple
crossbars. While bit-slicing has previously been done for
MVM operations [4], bit-slicing matrices to also support
OPA operations is substantially different. For MVM, the
rows and the crossbar cells are inputs and the columns
are outputs, whereas for OPA, the rows and the columns
are both inputs and the outputs are the crossbar cells
themselves. Moreover, bit-slicing OPA presents additional
constraints for the distribution of bits across the slices. First,
weights are constant during MVM, but they change during
OPA, which necessitates support for overflow within each
slice and accounting for saturation. Second, MVM favors
fewer bits per slice to reduce analog-to-digital Converter
(ADC) precision requirements [4], but we show that OPA
favors more bits per slice. Third, MVM favors homogeneous
slicing of bits (equal number of bits per slice), but we show
that OPA favors heterogeneous slicing.
We incorporate our proposed technique for enhancing
OPA precision into a crossbar architecture that performs
both MVM and OPA operations at high precision. We
present three variants of the crossbar architecture that are
catered to different training algorithms: SGD, mini-batch
SGD, and mini-batch SGD with large batches. Using this
crossbar architecture, we build PANTHER, a Programmable
Architecture for Neural Network Training Harnessing
Energy-efficient ReRAM. We use PANTHER to evaluate our
design on different layer types (fully-connected, convolu-
tional, etc.) and training algorithms. Our design can also be
integrated into existing training accelerators in the literature
to enhance their efficiency. Our evaluation shows that PAN-
THER achieves up to 8.02×, 54.21×, and 2, 358× energy
reductions as well as 7.16×, 4.02×, and 119× execution time
reductions compared to digital accelerators, ReRAM-based
accelerators, and GPUs, respectively.
We make the following contributions:
• A bit-slicing technique for implementing high-
precision OPA operations using ReRAM crossbars
(Section 3)
• A crossbar-based architecture, that embodies this bit-
slicing technique, with three variants for different
training algorithms (Section 4)
• An ISA-programmable accelerator with compiler
support to evaluate different types of layers in neural
networks and training algorithms (Section 5)
We begin with a background on the use of ReRAM crossbars
for DNN training (Section 2).
2 BACKGROUND
2.1 Deep Neural Network Training
Typical DNN training comprises of iterative updates to a
model’s weights in order to optimize the loss based on an
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Fig. 2. FC Layer Matrix Operations in Crossbars
objective function. Equations 1–4 show the steps involved
in DNN training based on the Stochastic Gradient Descent
(SGD) algorithm [14]. Equation 1 constitutes the forward
pass which processes an input example to compute the
activations at each layer. Equation 2 computes the output
error and its gradient based on a loss function using the
activations of the final layer. Equations 3 constitutes the
backward pass which propagates the output error to com-
pute the errors at each layer. Finally, equation 4 computes
the weight updates to minimize the error.
H (l+1) =W (l) X (l), X (l+1) = σ(H (l+1)) (1)
E = Loss(X (L), y), δH (L) = ∇E  σ′(X (L)) (2)
δH (l) = [(W l)T δH (l+1)] σ′(X (l)) (3)
∂E
∂W l
(or δW l) = X (l) (δH (l+1))T, W l =W l − η ∗ ∂E
∂W l
(4)
2.2 Using Crossbars for Training
The most computationally intensive DNN layers that are
typical targets for acceleration are the fully-connected layers
and the convolutional layers. We use fully-connected layers
as an example to show how ReRAM crossbars can be used
to accelerate DNN training workloads.
2.2.1 Overview of Fully Connected (FC) Layers
Figures 2(a) and (b) illustrate the operations involved during
training in a FC layer. The training involves three types
of matrix operations: ¶ activation, · layer gradients, and ¸
weight gradients. Activation corresponds to an MVM opera-
tion with the weight matrix (W ), as shown in Equation 1.
Layer gradients correspond to an MVM operation with the
transpose of the weight matrix (hereon denoted as MTVM),
as shown in Equation 3. Weight gradients correspond to an
outer product operation, the result of which is accumulated
to the weight matrix based on the learning rate (η), as shown
in Equation 4. Therefore weight gradients and updates
together can be viewed as an Outer Product Accumulate
(OPA) operation on the weight matrix.
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Fig. 3. Bit Slicing OPA to Enhance its Precision
2.2.2 Activation and Layer Gradients in Crossbars
Figure 2(c) shows how a ReRAM crossbar can be used
to compute activation and layer gradients. The weights
of the matrix (W ) are stored in the crossbar cells as the
conductance state [15]. The MVM operation is realized by
applying the input vector (X) as voltages on the rows of
crossbar. Subsequently, the output vector (H) is obtained
as currents from the columns. The MTVM operation is
realized by applying the input vector (δH) as voltages on
the columns of the crossbar. Subsequently, the output vector
(δX) is obtained as currents from the rows.
Both MVM and MTVM operations execute O(n2)
multiply-and-accumulate operations in one computational
step in the analog domain (n is the crossbar size). Therefore,
ReRAM crossbars can be leveraged to design highly efficient
primitives for activation and layer gradient computations.
For this reason, they have been extensively considered for
DNN inference [4], [5], [16] and training [7], [8] accelerators.
2.2.3 Weight Gradients and Updates in Crossbars
Figure 2(d) shows how a ReRAM crossbar can be used
to compute weight gradients. The OPA operation can be
realized by applying the inputs (X and δH) as voltages on
the crossbar’s rows and columns, respectively. The change
(wij − wij) in the value stored at a cross-point (i, j) is
equal to the product of the voltage on row i and column j
(details in Section 3). Therefore, the outer product operation
in the crossbar is naturally fused with the weight matrix
accumulate operation.
The OPA operation executes O(n2) multiply-and-
accumulate operations in one computational step in the
analog domain. It avoids serial reads and writes to ReRAM
crossbar cells, which is important because reads and writes
have orders of magnitude higher cost (energy and latency)
than in-crossbar computations (MVM, MTVM, OPA). There-
fore, ReRAM crossbars can be leveraged to design highly
efficient primitives for weight gradient computation and
weight update.
The aforementioned technique has been demonstrated
with low-precision inputs/outputs (2-4 bits) and weights
(2-5 bits) on the SGD training algorithm for FC layers
only [10], [11]. In this paper, we enhance the technique with
architecture support to increase its precision and cater to a
multiple training algorithms and different layer types.
3 ENHANCING RERAM-BASED OPA PRECISION
DNN workloads require 16 to 32 bits of precision for
training [12], [13]. However, input digital-to-analog convert-
ers (DACs), crossbar cells, and output ADCs cannot sup-
port such levels of precision due to technology limitations
and/or energy considerations. For this reason, accelerators
that use ReRAM crossbars for MVM/MTVM operations
typically achieve the required precision with bit-slicing [4],
where matrix bits are sliced across the cells of multiple cross-
bars, input bits are streamed at the crossbar rows/columns,
and shift-and-add logic is used to combine the output bits
at each column/row across crossbars (slices).
Bit-slicing matrices to also support OPA operations is
different because both the rows and columns are simulta-
neously applied as inputs and the outputs are the crossbar
cells themselves. Moreover, bit-slicing for OPA operations
presents additional constraints for the choice of bit distri-
bution across slices. This section describes our technique for
bit-slicing the OPA operation (Section 3.1), and discusses the
constraints it adds to the choice of bit distribution and how
we address them (Sections 3.2 to 3.4).
43.1 Bit Slicing the OPA Operation
Figure 3(a) illustrates how the OPA operation is performed
when 2-bit inputs are applied at the rows and the columns.
The digital row input is encoded in the time-domain us-
ing pulse-width modulation. The digital column input is
encoded in the amplitude-domain using pulse-amplitude
modulation. Both pulse-width and pulse-amplitude modu-
lations can be implemented using DACs. The weight change
in a cell depends on the duration and the amplitude of
the pulses applied on the corresponding row and column
respectively, thereby realizing an analog OPA operation [10],
[11].
To perform an OPA operation with 16-bit inputs, naively
increasing the DAC resolution is infeasible because DAC
power consumption grows rapidly with resolution (N ) as:
PDAC = β(2
N/N + 1)V 2f clk [17] (5)
Instead, we propose an architectural scheme to realize a
16-bit OPA operation by bit-streaming the row input bits,
bit-slicing the column input bits, and bit-slicing the matrix
weights across multiple crossbars.
Figure 3(b) illustrates how we stream row input bits,
m bits at a time over 16/m cycles. Meanwhile column
input bits are left-shifted by m-bits every cycle. Since the
number of cycles decrease linearly with m while the cycle
duration increases exponentially with m due to pulse-width
modulation of row input, we choose m = 1 to minimize
total latency. Using m = 1 also means that the row DACs
are just inverters, thereby having low power consumption.
Figure 3(c) shows how we slice column input bits across
crossbars. Only one weight W ij is shown for clarity. In each
cycle, the left-shifted column input is divided into chunks
of p bits (p = 2 in this example) and each chunk is applied
to the corresponding crossbar.
Figure 3(d) illustrates the steps for a 16-bit×16-bit OPA
operation at one crosspoint in the crossbar, resulting in a
32-bit output value for each matrix weight. It puts together
the bit-streaming of the row input vector b and bit-slicing of
the column input vector a with p = 4. Each dot represents
a partial product (an.bn), and the color corresponds to a
specific weight slice (crossbar). Thus, the net accumulation
to a slice is the result of all partial products of the specific
color. The updated weight after a time step T n can be
expressed as:
W updated =W old +
n∑
n=0
(a << n) ∗ bn (6)
Crossbars store data in unsigned form. To enable positive
and negative weight updates (δW ), we represent inputs in
the signed magnitude representation. To enable a symmetric
representation of positive and negative weight updates, we
bias each device such that, a zero weight (W ij) is repre-
sented by the memory state (RON + ROFF)/2, as shown in
Figure 3(e). Hence, the signed magnitude computation and
biased data representation enable both positive and negative
updates to weights. This is important as both polarities
of updates are equally important in DNN training. Such
a biased-representation can be implemented by adding an
extra column per crossbar (128 rows, 128 columns) with
minimal area/energy cost [18].
3.2 Bits to Handle Overflow
For MVM/MTVM, the matrix weights are inputs to the
operation and they do not change. In contrast, for OPA, the
matrix weights are accumulated with the values resulting
from the outer product. As a result, the weight slice stored in
a crossbar cell may overflow, either from multiple accumu-
lations within one OPA or over multiple OPAs. We handle
this overflow by provisioning weight slices with additional
bits to store the carry (shaded bits shown in Figure 3(d)).
Propagating carry bits to other slices would require
serial reads and writes which incur high overhead. For this
reason, we do not propagate the carry bits immediately.
Instead, they are kept in the slice and participate in future
MVM/MTVM and OPA operations on the crossbar.
The carry bits cannot be kept in the weight slice in-
definitely because eventually the weight slice may get
saturated i.e. crossbar cell at maximum/minimum state
for positive/negative update. Saturation is detrimental for
trainability (desirable loss reduction during training) because
it freezes training progress due to the absence of weight
change. For this reason, we employ a periodic Carry Resolu-
tion Step (CRS) which executes infrequently to perform carry
propagation using serial reads and writes. We evaluate the
impact of the number of bits provisioned per slice and the
CRS frequency on saturation and accuracy in Section 7.1.
3.3 Number of Slices vs. Bits Per Slice
When slicing matrix bits across multiple crossbars, there is
a tradeoff between the number of slices and the number
of bits per cell in each slice. MVM operations favor using
more slices and fewer bits per slice. The reason is that
energy increases linearly with the number of crossbars, and
non-linearly with the precision of a crossbar due to the
increase in ADC precision required to support it. Therefore,
using more slices with fewer bits each is better for energy
consumption.
In contrast, OPA favors having fewer slices with more
bits per slice. The reason is that OPA introduces carry bits
to each slice and having more slices with fewer bits each
increases the overhead from the carry bits. For example,
Figure 3(f) shows that with 2 bits per slice, 62 total bits are
required to represent the 32-bit weight while capturing the
carry bits adequately.
To strike a balance, we choose p = 4, since p > 4
requires a device precision that exceeds ReRAM technology
limits [15]. A 4-bit DAC resolution is feasible because DAC
power does not increase rapidly at low resolution (Equa-
tion 5). By choosing p = 4, our MVM/MTVM operations
consume more energy than other ReRAM-based accelera-
tors. However, our more energy efficient OPA operations
compensate because they avoid the need for expensive serial
reads and writes.
3.4 Heterogeneous Weight Slicing
MVM operations favor homogeneous bit-slicing. Increasing
the precision of one slice while decreasing the precision of
another is always an unfavorable tradeoff because energy
increases nonlinearly with the precision of a crossbar. In con-
trast, for OPA operations where crossbar values change, pro-
visioning more bits for slices that experience more weight
5Training steps Training stepsA
v
er
ag
e 
o
f 
N
o
rm
al
iz
ed
 
G
ra
d
ei
n
ts
(Δ
W
/W
)
A
b
so
lu
te
 w
ei
g
h
t 
ra
n
g
e 
Fig. 4. Weight Gradients across Training Steps
updates helps reduce the frequency of saturation, thereby
ensuring trainability while keeping the frequency of CRS
low.
Heterogeneous weight slicing provisions more bits for
matrix slices that change more frequently. The frequency of
change is impacted by two factors: OPA asymmetry and the
small weight gradient range in DNNs. OPA asymmetry is
illustrated in Figure 3(d) where the central slices receive
more partial products (dots) than the edge slices, which
motivates increasing precision for the central slices. Small
weight gradient range is shown in Figure 4 where weight
updates form a very small fraction (2%− 5%) of the overall
weight range for >= 95% of training steps, which moti-
vates increasing precision of the lower slices. We evaluate
the impact of heterogeneous weight slicing on energy and
accuracy in Section 7.2.
4 MATRIX COMPUTATION UNIT (MCU)
The techniques described in Section 3 are incorporated
into a Matrix Computation Unit (MCU) for DNN training
accelerators. This section first describes the MCU’s orga-
nization (Section 4.1). It then describes the three variants
of the MCU optimized for SGD (Section 4.2), mini-batch
SGD (Section 4.3), and mini-batch SGD with large batches
(Section 4.4).
4.1 MCU Organization
Figure 5 illustrates the organization of the MCU. Performing
an MVM operation with the MCU is illustrated by the red
arrow. Digital inputs stored in the XBarIn registers are fed
to the crossbar rows through the Input Driver. The output
currents from the crossbar columns are then then converted
to digital values using ADC and stored in the XBarOut
registers.
Performing a MTVM operation in the MCU is illustrated
by the purple arrow in Figure 5. The key difference com-
pared to the MVM operation is the addition of multiplexers
to supply inputs to crossbar columns instead of rows and to
read outputs from crossbar rows instead of columns.
MVM and MTVM operations require 16 to 32 bits of
precision for training [2]. We use 16-bit fixed-point rep-
resentation for input/output data and 32-bit fixed-point
representation for weight data which ensures sufficient pre-
cision [12].
Performing an OPA operation in the MCU is illustrated
by the blue arrow in Figure 5. Digital inputs stored in the
XBarIn registers are fed to the crossbar rows through the
Input Driver. Digital inputs stored in the XBarOut registers
are fed to the crossbar columns through the Input Driver. The
XbarIn
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(DAC)
Input Driver
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Row 
Decoder
from Instruction 
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to VFU
+Vdd
-Vdd
Gnd
Select 
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Sign LSB
ADC: Analog to Digital Converter
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Fig. 5. Matrix Computation Unit
TABLE 1
Dataflow for SGD
Time
Step MCU0 (Layer1) MCU1 (Layer2) MCU2 (Layer3)
0 MVM (a0) (a1)
1 MVM (a1) (a2)
2 MVM (a2) (a3)
3 MTVM (δh3) (δh2)
4 MTVM (δh2), (δh1) OP (a2 , δh3) (∇W3)
5 OP (a0, δh1) (∇W1) OP (a1, δh2) (∇W2)
effect of this operation is that the outer product of the input
vectors is accumulated to the matrix stored in the crossbar.
To support positive and negative inputs, the input drivers
in Figure 5 use the sign bit (MSB) to drive the crossbar rows
and columns with positive or negative voltages.
4.2 Variant #1 for SGD Acceleration
SGD-based training performs example-wise gradient de-
scent. First, an input example performs a forward pass
(MVM) to generate activations - H l. Next, the error com-
puted with respect to the activation of the output layer is
back propagated (MTVM) to compute the layer gradients -
δX l. Finally, the activations and layer gradients are used to
update (OPA) the weight matrix - W l, before the next input
example is supplied.
Table 1 illustrates the logical execution of matrix opera-
tions in three MCUs for a three-layer DNN with an input
example a0. Each time step shows the operations executed
on each MCU and their inputs/outputs. For example, at
time step 0, MCU0 performs an MVM operation on input a0
to compute the output a1. The illustration assumes that each
layer maps on one MCU and does not show the interleaved
nonlinear operations for clarity. For a layer size larger than
one MCU capacity (128×128matrix), the layer is partitioned
across multiple MCUs (see Section 5.3).
Variant #1 of the MCU uses a single crossbar to perform
all three matrix operations: MVM, MTVM, and OPA. This
variant is suitable for SGD because, as shown in Table 1, the
three matrix operations are data dependent and will never
execute concurrently. However, this variant creates struc-
tural hazards for mini-batch SGD as described in Section 4.3.
4.3 Variant #2 for Mini-Batch SGD Acceleration
Mini-batch SGD performs batch-wise gradient descent. Like
SGD, each input performs MVM, MTVM, and OPA to
compute activations, layer gradients, and weight gradi-
ents/updates, respectively. However, the weight update is
6TABLE 2
Dataflow for Mini-Batch SGD
Time
Step MCU0 (Layer1) MCU1 (Layer2) MCU2 (Layer3)
0 MVM (a00) (a01)
1 MVM (a10) (a11) MVM (a01) (a02)
2 MVM (a20) (a21) MVM (a11) (a12) MVM (a02) (a03)
3 MVM (a30) (a31) MVM (a21) (a22) MVM (a12) (a13)MTVM (δh03) (δh02)
4 MVM (a40) (a41) MVM (a31) (a32) MVM (a22) (a23)MTVM (δh02), (δh01) MTVM (δh13) (δh12)
5 MVM (a41) (a42) MVM (a32) (a33)MTVM (δh12), (δh11) MTVM (δh23) (δh22)
6 MVM (a42) (a43)MTVM (δh22), (δh21) MTVM (δh33) (δh32)
7 MTVM (δh32), (δh31) MTVM (δh43) (δh42)
8 MTVM (δh42), (δh41)
9-12 OP (an0, δhn1) (∇Wn1) OP (an1, δhn2) (∇Wn2) OP (an2, δhn3) (∇Wn3)Iterate for n=1 to 4
only reflected at the end of a batch to be used by the inputs
of the next batch.
Table 2 illustrates the logical execution of matrix opera-
tions for a batch of five inputs, where anm refers to the mth
activation of nth input. MVM operations can be executed for
multiple input examples concurrently in a pipelined fashion
(MVM (a10) (a11), MVM (a01) (a02) in Table 2). Additionally,
the MVM and MTVM operations for different inputs in the
batch can also execute in parallel during the same timestep,
provided that there is no structural hazard on the MCU.
The desire to eliminate such structural hazards motivates
Variant #2.
Variant #2 of the MCU eliminates structural hazards in
mini-batch SGD by storing two copies of the matrix on
different crossbars, enabling the MCU to perform MVM
and MTVM in parallel. This replication improves the energy-
delay product for a batch. With < 2× increase in area, we
improve the batch latency by O(L), where L is the number
of layers. The ISA instruction for performing MVM/MTVM
(Section 5.2) is designed to enable the compiler (Section 5.3)
to schedule these two operations in parallel on the same
MCU.
The OPA operations are executed at the end of the mini-
batch (steps 9-12 in Table 2) to reflect the weight updates
for the entire batch. These OPA operations require that the
vectors involved are saved until then. Variant #2 saves these
vectors in shared memory. However, if the batches are large,
this approach puts too much stress on the shared memory
which motivates Vaiant #3 (Section 4.4).
4.4 Variant #3 for Mini-Batch SGD with Large Batches
For mini-batch SGD with very large batch sizes, saving the
vectors in shared memory requires large shared memory
size which degrades storage density. Variant #3 alleviates
the pressure shared memory size by maintaining three
copies of each crossbar. The first two copies enable perform-
ing MVM and MTVM in parallel, similar to Variant #2. The
third copy is used to perform the OPA operation eagerly, as
soon as its vector operands are available, without changing
the matrices being used by the MVM and MTVM operations.
Performing OPA eagerly avoids saving vectors until the
end, reducing the pressure on the shared memory. However,
using a third crossbar for OPA requires serial reads and
writes to commit the weight updates to the first and the
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second crossbars for MVM and MTVM in the next batch.
Section 7.6 discusses the impact of these design choices.
5 PROGRAMMABLE ACCELERATOR
The MCU described in Section 4 can be integrated with prior
ReRAM-based training accelerators [7], [8] to improve their
efficiency. We develop a programmable training accelerator
named PANTHER to evaluate our design by extending the
PUMA ReRAM-based inference accelerator [6]. This sec-
tion describes PANTHER’s organization (Section 5.1), ISA
considerations (Section 5.2), compiler support (Section 5.3),
and an example of how to implement convolutional layers
(Section 5.4).
5.1 Accelerator Organization
PANTHER is a spatial architecture organized in three tiers:
nodes, tiles, and cores. A node consists of multiple tiles
connected via an on-chip network, and a tile consists of
multiple cores connected to a shared memory, as illustrated
in Figure 6(b). A core consists of multiple MCUs for ex-
ecuting matrix operations, a digital CMOS-based vector
functional unit (VFU) for executing arithmetic operations
and non-linear functions, a register file, and a load/store
memory unit. A core also features an instruction execution
pipeline making the accelerator ISA-programmable. To sup-
port DNNs whose model storage exceeds a node’s total
MCU capacity, multiple nodes can be connected via an
interconnect. This organization is similar to PUMA’s [6] and
is not a contribution of this paper. The key distinction from
PUMA is the MCU which supports MTVM and OPA opera-
tions, not just MVM operations, as described in Section 4.
5.2 ISA Considerations
The PUMA [6] ISA includes mvm instructions executed by
crossbars, arithmetic/logic/nonlinear instructions executed
by the VFU, load/store instructions to access shared mem-
ory, send/receive instructions to communicate with other
tiles, and control flow instructions. We extend the PUMA
ISA to also include a mcu instruction for executing all three
matrix operations (MVM, MTVM, OPA) on the MCU.
The mcu instruction takes six 3-bit masks, where each
mask corresponds to one of the MCUs on the core (up to
six). The three bits in the mask correspond to the three sup-
ported matrix operations (MVM, MTVM, OPA). If multiple
bits are set, then the instruction executes the operations
concurrently. For example, if mask 0 is set to ’110’ and
mask 1 is set to ’011’, then MCU 0 will execute MVM and
7MTVM simultaneously and MCU 1 will execute MTVM and
OPA simultaneously. Hence, the incorporation of all three
operations into a single instruction is important for being
able to execute them concurrently. The mcu instruction does
not take source and destination operands since these are
implied to by XBarIn and XBarOut.
The semantic of the OPA operation is that it takes effect
at the end of the execution when a special halt instruction
is invoked. This semantic allows the same code to work for
any of the three MCU variants, making the choice of variant
a microarchitectural consideration and the ISA agnostic to
it. The implementation of the OPA semantic on each of
the variants is as follows. Consider the case when all three
bits of an MCU’s mask are set. In Variant #1, MVM and
MTVM will be serialized on the same crossbar, while the
operands of OPA will be saved to shared memory then
applied to that crossbar when halt is invoked. In Variant
#2, MVM and MTVM will be executed in parallel on the two
crossbar copies, while the operands of OPA will be treated
like in Variant #1. In Variant #3, MVM and MTVM will be
executed in parallel on the first two crossbar copies, while
the operands of OPA will be applied to the third crossbar.
The values of the third crossbar will then be copied to the
first two crossbars when halt is invoked.
5.3 Compiler Support
The PUMA [6] compiler provides a high-level program-
ming interface in C++ that allows programmers to express
models in terms of generic matrix and vector operations.
The compiler is implemented as a runtime library that
builds a computational graph when the code is executed
then compiles the graph to PUMA ISA code. The compiler
partitions matrices into sub-matrices and maps these sub-
matrices to different MCUs, cores, and tiles. It then maps
the operations in the graph to different MCUs, cores, and
tiles accordingly, inserting communication operations where
necessary. The compiler then linearizes the graph, creating
an instruction sequence for each core. It performs register
allocation for each sequence, spilling registers to shared
memory if necessary. Finally, it generates ISA code for
each core, collectively comprising a kernel that runs on the
accelerator.
We make the following extensions to the PUMA com-
piler to support PANTHER. We extend the application pro-
gramming interface (API) to allow programmers to define
training matrices that support MVM, MTVM, and OPA
operations. We extend the intermediate representation to
represent these matrices and include them in the partition-
ing. We also add an analysis and transformation pass for
identifying MCU operations in the graph that can be fused
and fusing them. This pass fuses MCU operations that
do not have data dependences between them and that use
different MCUs on the same core or use the same MCU
but are different types of operations (MVM, MTVM, OPA).
The fusing process is iterative because every time operations
are fused, new dependences are introduced to the graph.
Finally, we extend the code generator to support the new
mcu ISA instruction.
Note that since the model weights are not updated until
the halt instruction at the end, the scope of a kernel is a
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single batch. Multiple batches are executed by invoking the
kernel multiple times on different input data.
5.4 Implementing Convolutional Layers
ReRAM-based OPA has one-to-one correspondence to the
weight gradient/update operation for FC layers (discussed
in Section 2.2.3). By integrating this technique into a pro-
grammable accelerator with compiler support, we enable
the mapping of more complex layers on top of it such as
convolutional layers. This section describes how convolu-
tional layers can be implemented in our accelerator.
Figure 7(a) shows a typical convolution layer and the
associated operations during training. Like with FC layers,
convolutional layers performs three types of matrix opera-
tions: ¶ activation, · layer gradients, and ¸ weight gradients.
Unlike FC layers, these operations are all convolutions (∗).
5.4.1 Activation and Layer Gradients
Figure 7(b) shows how the convolution operation for acti-
vation is implemented in the crossbar on top of the MVM
primitive. This approach is similar to that used in existing
accelerators [8]. The crossbar stores the convolution kernel
in the form of linearized filters (wk), where each column
corresponds to the weights associated with a specific output
channel (hk). The convolution operation to compute acti-
vations is implemented as an iterative MVM operation. An
iteration is represented as a time step (T1/T2) in Figure 7(b),
and corresponds to a specific (i,j) pair. A block of input
features (X) is applied to the crossbar’s rows as convolution
data in each iteration. In a similar manner, the convolution
operation for layer gradients (not shown in the figure)
is realized using iterative MTVM. The next layer’s errors
(δH) are used as the convolution data and flipped filters
(vertically and horizontally) are used as the convolution
kernel.
5.4.2 Weight Gradients
Figure 7(c), shows our proposed technique for implement-
ing the weight gradients convolution operation and weight
8(a) (b)
Fig. 8. Computational graph obtained using TensorBoard for (a) example
model (b) example model with PANTHER OPA
update in the crossbar on top of the OPA primitive. The
weight gradient computation uses input features (X) as
the convolution data and output feature’s errors (δH) as
the convolution kernel. Each iteration is represented as a
time step (T1, T2) in Figure 7(c), and corresponds to a
specific (i,j) pair. On every iteration, the output feature’s
errors are applied on the columns, in a depth major order.
Simultaneously, by applying the portion of input features
that generate the corresponding activations (H) on the rows,
a partial convolution is obtained between X and δH . Striding
across the output feature’s errors and input features for
n2 time steps, where n is size of one output feature map,
realizes the full convolution operation. Convolutions for
different output feature maps are performed in parallel
across the crossbar’s columns, using the same weight data
layout as used in MVM and MTVM operations. To the best of
our knowledge, our work is the first to formulate the weight
gradients convolution operation in terms of outer products.
5.4.3 Comparison with Other Accelerators
Existing ReRAM-based training accelerators such as
PipeLayer [8] do not compute the weight gradient con-
volutions using outer products, but rather, they compute
them using MVM operations. This requires writing the
convolution kernel (δH) on the crossbar because the con-
volution operation here uses non-stationary data (δH) as the
convolution kernel. The drawback of this approach is that
the latency and energy consumption of the serial reads and
writes is very high, taking away from the overall efficiency
provided by ReRAM-based MVMs.
6 METHODOLOGY
6.1 Architecture Simulator
We extend the PUMA [6] simulator to model the MCU
unit and its associated instructions. The PUMA simulator
is a detailed cycle-level architecture simulator that runs
applications compiled by the compiler, in order to evaluate
the execution of benchmarks. The simulator models all the
necessary events that occur in an execution cycle, including
compute, memory and NoC transactions. To estimate power
and timing of the CMOS digital logic components, their RTL
implementations are synthesized to the IBM 32nm SOI tech-
nology library, and evaluated using the Synopsys Design
TABLE 3
Summary of platforms
Parameter PANTHER (1 node) Basedigital (1 node) 2080-Ti (1 card)
SIMD lanes 108 M 108 M 4352
Technology CMOS-ReRam (32 nm) CMOS (32 nm) CMOS (12 nm)
Frequency 1 GHz 1 GHz 1.5 GHz
Area 117 mm2 578 mm2 750 mm2
TDP 105 W 839 W 250 W
On-Chip Memory 72.4 MB 72.4 MB 29.5 MB
TABLE 4
Details of workloads
Layer C M H/W R/S E/F Wt (MB) In (MB) Ops/B
CNN-Vgg16
Conv1 3 64 32 3 32 0.003 0.006 368.640
Conv2 32 64 32 3 16 0.035 0.063 92.160
Conv3 64 128 16 3 16 0.141 0.031 209.455
Conv4 128 128 16 3 8 0.281 0.063 52.364
Conv5 128 256 8 3 8 0.563 0.016 62.270
Conv6 256 256 8 3 8 1.125 0.031 62.270
Conv7 256 256 8 3 4 1.125 0.031 15.568
Conv8 256 512 4 3 4 2.250 0.008 15.945
Conv9 512 512 4 3 4 4.500 0.016 15.945
Conv10 512 512 4 3 2 4.500 0.016 3.986
Conv11 512 512 2 3 2 4.500 0.004 3.997
Conv12 512 512 2 3 2 4.500 0.004 3.997
Conv13 512 512 2 3 1 4.500 0.004 0.999
Dense14 512 4096 - - - 4.000 0.001 1.000
Dense15 4096 4096 - - - 32.000 0.008 1.000
Dense16 4096 100 - - - 0.781 0.008 0.990
MLP-L4
Dense1 1024 256 - - - 0.500 0.002 0.996
Dense2 256 512 - - - 0.250 0.000 0.998
Dense3 512 512 - - - 0.500 0.001 0.998
Dense4 512 10 - - - 0.010 0.001 0.909
Compiler. For the on-chip SRAM memories, the power and
timing estimates are obtained from Cacti 6.0. Subsequently,
the power and timing of each component are incorporated
in the cycle-level simulator in order to estimate the energy
consumption.
MCU Modelling. Since the MCU is built with analog
components and cannot be synthesized with publicly avail-
able libraries, we adopted the models from past works [4],
[10] and ADC survey [19]. We use the ReRam crossbar array
and sample-and-hold circuit models in ISAAC [4]. We used
capacitive DACs and Successive Approximation Register
(SAR) ADCs. The DAC area and power are estimated using
the equations described in Saberi et al. [20]. The ADCs for
different precisions namely 8-12 bits operating at a sampling
frequency of 1GHz are obtained from the ADC survey [19].
The ADC optimization technique in Newton [21] is incorpo-
rated to avoid unnecessary ADC conversions.
6.2 Functional Simulator
We implement a functional simulator using TensorFlow
that models PANTHER’s bit-sliced OPA technique. This
simulator enables performing design space exploration (for
accuracy) on large-scale DNNs to explore the bounds on
heterogeneous weight slicing and CRS frequency for train-
ability. Here, a layer’s weights are represented as a multi-
dimensional tensor of shape S × M × N , where S corre-
sponds to a weight slice (discussed in Figure 3 (d)), and
M and N correspond to the weight matrix’s dimensions re-
spectively. Each weight slice can have a unique bit-precision,
to model heterogeneous configurations (Section 3.4). The
weight values beyond the range permissible by the bit-
precision are clipped to model a slice’s saturation. Subse-
quently, the weight update operation in native TensorFlow
is modified to quantize and bit-slice the computed weight
gradients and then update the previous copy of weights (al-
ready quantized and bit-sliced). Figures 8 (a) and (b) show
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the computational graphs for an example neural network
model, and the example model augmented with PANTHER
OPA operation (shown in red) respectively.
6.3 Baselines
We evaluate PANTHER against three weight-stationary
ASIC baselines: Basedigital, Basemvm, and Baseopa/mvm, as well as
one NVIDIA GPU platform - Turing RTX 2080-Ti (2080-Ti).
Basedigital uses a digital version of the MCU where
weights are stored in an SRAM array within the core
and matrix operations are performed with a digital VFU.
Basedigital is an adaptation of the digital baseline used in
PUMA [6]. As shown in the PUMA work, this digital
baseline is an optimistic estimate of the Google TPU [3]. It is
optimistic because it uses weight-stationary MVM compu-
tations similar to TPU, but assumes that the entire model is
mapped using on-chip SRAM, thereby avoiding the off-chip
memory access costs in TPU. Therefore, our comparisons
with Basedigital also serve as a lower-bound on PANTHER’s
improvements compared to TPU. The objective of compar-
ing with Basedigital is to demonstrate the benefit of ReRAM-
based computing over pure digital approaches.
Basemvm uses ReRAM for MVM and MTVM, and a dig-
ital VFU for OPA with serial reads/writes to the crossbar.
Baseopa/mvm is a replication of PipeLayer’s [8] approach de-
scribed in Section 5.4.3 and only applies to convolutional
layers. It uses ReRAM for MVM and MTVM, and realizes
OPA with ReRAM MVMs and serial reads/writes. The
objective of comparing with Basemvm and Baseopa/mvm is to
demonstrate the benefit of ReRAM-based OPA operations.
Configurations. Basemvm and Baseopa/mvm use 32-bit
weights sliced across 16 slices with 2 bits each, which is
optimal since crossbars only do MVM/MTVM. PANTHER
uses heterogeneous weight slicing with 32-bit weights rep-
resented using 39 bits sliced across 8 slices distributed from
MSB to LSB like so: 44466555 (unless otherwise specified).
For this reason, PANTHER consumes 17.5% higher energy
for MVM/MTVM than Basemvm and Baseopa/mvm due to higher
ADC precision. We also use a CRS frequency of 1024 steps
(unless otherwise specified) which achieves similar accuracy
as the software implementation. For all three ASIC baselines
and PANTHER, the hierarchical organization uses 138 tiles
per node, with 8 cores per tile and 2 MCUs per core. Ta-
ble 3 summarizes the platforms. Note that both Basemvm and
Baseopa/mvm have same platform parameters as PANTHER.
6.4 Workloads
We use a 4-layered MLP model and Vgg-16 CNN model on
SVHN and CIFAR-100 datasets, respectively. Table 4 details
the layer details of the two models and their computational
intensity (operations to byte ratio). The individual layers
of the chosen MLP and CNN models span a wide range
of computational intensity observed across the spectrum of
neural network workloads. Thus, our workloads are well
representative of the large variety of layer types found
in neural network models such as fully-connected, 2 D-
convolution, point-wise convolution, etc.
Similar to other ReRAM training accelerators [7], [8],
we use fixed-point arithmetic which has been shown to be
successful for training large DNNs [13]. We use the CIFAR-
100 dataset for CNN which is comparable to the ImageNet
dataset in terms of training difficulty [22], [23]. However,
ImageNet’s large image sizes make it difficult to run the
training flow without actual hardware (CIFAR-100 requires
2 days and ImageNet requires 1 month on the simulator).
7 EVALUATION
7.1 Impact of Slice Bits and CRS Frequency on Accu-
racy
Figure 9 shows the impact of the number of bits used per
slice (uniform weight slicing) and CRS frequency for the
CNN benchmark. We analyze the percentage of saturated
cells per slice for a lower order and higher order slice, and
their implications on CNN’s Top-5 training accuracy.
Using 3 bits per slice shows significantly higher per-
centage of saturated cells for the lower order slice (Slice
0) than other configurations. Further, increasing the CRS
frequency does not reduce the saturation fraction of Slice
0 at 3-bits. Consequently, the training accuracy with 3-bits
slices remains very low throughout the training steps.
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Using 4 bits per slice performs well at high CRS fre-
quency (CRS every 64 steps), but does not scale well at lower
CRS frequencies. A high CRS frequency is undesirable due
to the high cost of serial reads and writes incurred during
carry propagation between discrete slices.
Slices with 5-bits and 6-bits are robust to repeated weight
updates as they exhibit lower saturation for both lower
order and higher order slices even at low CRS frequencies
(every 1024 or 4096 steps). Note that the cost of a CRS
operation at low frequency (every 1024 steps) has negligible
impact on overall energy and performance (≤ 4.8%).
Figure 9 also motivates heterogeneous weight slicing
because it shows that the higher order slice has significantly
lower saturation in general than the lower order slice.
7.2 Impact of Heterogeneous Weight Slicing
Figure 10 shows the accuracy and energy of sixteen slic-
ing configurations. Generally speaking, increasing the total
number of bits improves accuracy by reducing saturation,
but it also increases energy because it requires higher pre-
cision ADCs for MVM and MTVM. The graph shows that
heterogeneous weight slicing enables favourable accuracy-
energy tradeoffs, enabling lower energy at comparable accu-
racy or better accuracy at comparable energy. Provisioning
≥ 4 bits for the four higher order slices (4 − 7) and ≥ 5
bits for the four lower order slices (0− 3) ensures desirable
accuracy. Any configuration using 3 bit slices (irrespective
of total bits) leads to significant accuracy degradation. Note
that the configuration used in the rest of the evaluation
(44466555) is not a Pareto-optimal one, so our energy num-
bers in the rest of the evaluation are underestimated.
7.3 Variant #1 SGD Energy Comparison
Figure 11 compares the layer-wise energy consumption of
PANTHER’s Variant #1 to that of all three baselines for SGD.
Basedigital. Compared to Basedigital, we achieve 7.01×–
8.02× reduction in energy. This advantage is due to the
energy efficiency of computing MVM, MTVM, and OPA in
ReRAM.
Basemvm. Compared to Basemvm, we achieve 31.03×–
54.21× reductions in energy for FC layers (Layers 1-4 in
MLP and 14-16 in CNN) and 1.47×–31.56× for convolution
layers (Layers 1-13), with the later (smaller) convolution
layers showing larger reductions. Recall that Basemvm uses
serial reads and writes to perform the OPA operation
with digital logic. While the large convolutional layers can
amortize these reads and writes, the FC layers and small
convolutional layers do not have enough work to do so
which is why they suffer relatively. In contrast, PANTHER
avoids these reads and writes by performing OPA in the
crossbar (11.37 nJ).
Baseopa/mvm. Baseopa/mvm behaves similarly to Basemvm. Re-
call that both baselines perform serial reads and writes to
crossbars for OPA, but Basemvm uses CMOS VFUs while
Baseopa/mvm uses ReRAM MVMs. Since ReRAM MVMs and
CMOS OPAs have comparable energy consumption (35.10
nJ and 37.28 nJ respectively), the overall energy of the two
baselines is similar.
7.4 Variant #2 Mini-Batch SGD Energy
Figure 12 compares the layer-wise energy consumption of
Variant #2 of PANTHER to that of all three baselines for
Mini-Batch SGD with batch size 64. Compared to SGD
results (Figure 11), the key difference is that having multiple
batches before weight updates amortizes the cost of serial
reads and writes in Basemvm and Baseopa/mvm (smaller blue
bar). Our energy improvements therefore come mainly from
reducing OPA energy. Energy is reduced by 1.61×–2.16×
for fully connected layers for Basemvm and Baseopa/mvm. It is re-
duced by 1.18×–1.63× and 1.22×–2.45× for convolutional
layers for Basemvm and Baseopa/mvm, respectively.
For very large batch sizes such as 1,024 (not shown in
the figure), ReRAM writes can be completely amortized by
Basemvm and Baseopa/mvm. In this case, PANTHER reduces en-
ergy by ' 1.18× compared to Basemvm and Baseopa/mvm due to
reducing OPA energy. However, batch sizes preferred by ML
practitioners for DNN training (32, 64) are typically smaller
than what is required to amortize the ReRAM memory
access costs because large batch sizes have adverse effects
on DNN generalization [24].
7.5 Variant #2 Execution Time
Figure 13 compares the layer-wise execution time of Variant
#2 to all three baselines for different batch sizes.
Basedigital. Compared to Basedigital, we have consistently
lower execution time due to faster MVM, MTVM, and OPA
operations in ReRAM.
Basemvm. For MLPs with small batch sizes, Basemvm sig-
nificantly suffers because the ReRAM write latency is not
amortized. However, for larger batch sizes and for CNNs,
the ReRAM write latency is amortized. Nevertheless, we
still outperform Basemvm across all batch sizes because of
lower latency ReRAM OPA. In fact, our advantage grows
with batch size because OPA consumes a larger percentage
of the total time for larger batches since the forward and
backward passes benefit from pipeline parallelism whereas
OPA operations are serialized at the end.
Baseopa/mvm. Baseopa/mvm behaves similarly to Basemvm for
convolutional layers.
7.6 Comparing Variants #2 and #3
Increasing the batch size for mini-batch SGD increases
Variant #2’s shared memory requirements for storing all
activations and layer gradients in the batch, degrading its
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Fig. 11. SGD Energy (high bars are clipped)
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Fig. 12. Mini-batch SGD Energy (high bars are clipped)
0.00
1.00
2.00
3.00
4.00
5.00
6.00
7.00
8.00
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
B
as
e 
(o
p
a/
m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
B
as
e 
(o
p
a/
m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
B
as
e 
(o
p
a/
m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
B
as
e 
(o
p
a/
m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
B
as
e 
(o
p
a/
m
v
m
)
O
u
r 
D
es
ig
n
B
as
e 
(d
ig
it
al
)
B
as
e 
(m
v
m
)
B
as
e 
(o
p
a/
m
v
m
)
O
u
r 
D
es
ig
n
1 4 16 64 256 1024 1 4 16 64 256 1024
MLP (numbers indicate batch sizes) CNN (numbers indicate batch sizes)
N
o
r
m
a
li
ze
d
 E
x
e
c
u
ti
o
n
 T
im
e
(l
o
w
er
 i
s 
b
et
te
r)
Weight Update (ReRAM Read/Write) Weight Gradient FW & BW Passes49.82 27.51 9.86
Fig. 13. Execution Time
0
0.5
1
1.5
2
R
at
io
1
2
4
8
16
32
64
R
at
io
(a) Storage Density Ratio (b) Energy Efficiency Ratio
Variant #2 is denser
Variant #3 is denser
Variant #2 much more efficient
Variants #2 and #3 comparable
Fig. 14. Variant #2 vs. Variant #3
storage density. Variant #3 uses a third crossbar for eagerly
computing and storing weight gradients, thereby keeping
shared memory requirements low at the expense of higher
energy to commit the updates to the other crossbars at the
end. Figure 14 shows that Variant #2 has better storage
density and energy efficiency for small batch sizes, while
Variant #3 has better storage density for very large batch
sizes at comparable energy efficiency.
7.7 Comparison with GPUs
Figure 15 compares the energy consumption and execution
time of Variant #2 with a 2080-Ti GPU for SGD (batch size 1)
and Mini-Batch SGD (batch sizes 64 and 1k). Our design
significantly reduces energy consumption and execution
time due to the use of energy-efficient and highly parallel
ReRAM-based matrix operations.
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Fig. 15. PANTHER’s speedup and energy-efficiency compared to GPU
GPUs rely on data reuse to hide memory access latency.
For this reason, their relative performance is worse for
MLP compared compared to CNN, and for smaller batch
sizes compared to larger ones. Our design enables efficient
training for a wide spectrum of batch sizes (small to large).
Training based on small batch sizes is common in emerging
applications such as lifelong learning [25] and online rein-
forcement learning [26], where training does not rely on any
earlier collected dataset.
7.8 Sensistivity to ReRAM endurance
ReRAM devices have finite switching (1 to 0, 0 to 1) en-
durance of 109 conservative writes [27], [28], which limits
their applicability towards on-chip memories for typical
workloads. However, the small magnitude of typical weight
updates make ReRAM feasible for DNN training. Consider-
ing a 5% average conductance change per batch, the lifetime
of a chip will be ' 6 years (assuming 50% reduction from
failed training flows), for 1,000 trainings per year where
each training is comprised of 100 epochs, 64 batch-size and
1M training examples (typical parameters in state-of-the-art
image recognition benchmarks [29]). While weight slicing
makes lower order slices more prone to degradation arising
from limited endurance, adding redundancy at lower order
slices and higher endurance from technology improvements
(currently shown in spintronics [30]) can make the chip
more robust.
12
8 RELATED WORK
Various ReRAM-based training accelerators [7], [8] have
been proposed, but they rely on expensive serial reads
and writes to accomplish weight updates. We avoid these
reads and writes by leveraging the in-crossbar OPA opera-
tions [10], [11], and extending their precision for practical
trainability. Our crossbar architecture can be used to en-
hance existing accelerators.
ReRAM-based accelerators have also been proposed for
DNN inference [6], [5], [16], [4], graph processing [31],
scientific computing [32], and general purpose data parallel
applications [33]. Our work focuses on DNN training.
Analog [34], [35] and DRAM-based [36], [37], [38] accel-
erators have been proposed as alternatives to digital-CMOS
accelerators. Our work uses ReRAM as an alternative.
Many accelerators use digital CMOS technology for ac-
celerating DNNs, including those that mainly target infer-
ence [1] or also target training [39]. Our work uses hybrid
digital-analog computation based on ReRAM crossbars, not
just CMOS.
Recent works have explored training DNNs with re-
duced precisions in floating-point arithmetic domain such
as bfloat16 [40], float8 [41] as well as fixed-point arith-
metic domain [13], [42]. While floating-point arithmetic is
not amenable to ReRam-based hardware (without modifi-
cations), the reductions in fixed-point precision can be ex-
ploited in PANTHER by reducing the MCU width (number
of slices) to improve training energy and time.
ReRAM technology suffers from imprecise writes due to
non-idealities (noise and non-linearity) and manufacturabil-
ity issues (stuck-at-faults and process variations). However,
the iterative nature of DNN training and careful re-training
helps recover the accuracy loss from non-idealities [43],
faults [44], and variations [45]. Re-training is a fine-tuning
process (typically 1 epoch) with insignificant cost compared
to training.
9 CONCLUSION
We propose a bit-slicing technique for enhancing the preci-
sion of ReRAM-based OPA operations to achieve sufficient
precision for DNN training. We incorporate our technique
into a crossbar architecture that performs high-precision
MVM and OPA operations, and present three variants
catered to different training algorithms: SGD, mini-batch
SGD, and mini-batch SGD with large batches. Finally, to
evaluate our design on different layer types and training
algorithms, we develop PANTHER, an ISA-programmable
training accelerator with compiler support. Our evaluation
shows that PANTHER achieves up to 8.02×, 54.21×, and
103× energy reductions as well as 7.16×, 4.02×, and 16×
execution time reductions compared to digital accelerators,
ReRAM-based accelerators, and GPUs, respectively. The
proposed accelerator explores the feasibility of ReRAM tech-
nology for DNN training by mitigating their serial read and
write limitations, and can pave the way for efficient design
of future machine learning systems.
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